We Construct noise designs that seize decoherence, readout error, and gate imperfections for this certain processor. We then perform noisy simulations of the tactic in an effort to account for the observed experimental https://zaniiiiiii.blogspot.com/2024/06/zain-saleem.html